

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/822,506	04/12/2004	John V. Sell	5500-98000	3040		
35690	7590 07/15/2005		EXAM	EXAMINER		
MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C.			SINGH, DALIP K			
P.O. BOX 398 AUSTIN, TX 78767-0398			ART UNIT	PAPER NUMBER		
, , , , , , , , , , , , , , , , , , , ,			2671			
			DATE MAILED: 07/15/2003	s		

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del> -		Application No.	Applicant(s)			
		10/822,506	SELL, JOHN V.			
	Office Action Summary	Examiner	Art Unit			
		Dalip K. Singh	2671			
Period fo	<ul> <li>The MAILING DATE of this communication or Reply</li> </ul>	n appears on the cover sheet wi	th the correspondence address			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI unsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communication of period for reply specified above is less than thirty (30) days, of period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a ron. a reply within the statutory minimum of third beriod will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this communication  ANDONED (35 U.S.C. § 133).	on.		
Status						
1)⊠	Responsive to communication(s) filed on	25 April 2005.				
2a)⊠	This action is <b>FINAL</b> . 2b)□	This action is non-final.				
3)□	Since this application is in condition for all closed in accordance with the practice un	·	*	is		
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-26 is/are pending in the application 4a) Of the above claim(s) is/are with Claim(s) is/are allowed.  Claim(s) 1-26 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction as	hdrawn from consideration.				
Applicat	ion Papers	,				
9)[	The specification is objected to by the Exa	miner.				
10)	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
	Applicant may not request that any objection to		• • • • • • • • • • • • • • • • • • • •			
11)	Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	•	•	(d).		
Priority ι	under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for for All b) Some * c) None of:  1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Business of the attached detailed Office action for a	ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage			
Attachmen						
	e of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-94)		ummary (PTO-413) )/Mail Date			
3) 🛛 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/S or No(s)/Mail Date 11/12/2004.		formal Patent Application (PTO-152)			

Application/Control Number: 10/822,506 Page 2

Art Unit: 2671

### **DETAILED ACTION**

## Response to Amendment

- 1. This Office Action is in response to applicant's amendment dated April 25, 2005 in response to PTO Office Action dated March 24, 2005. The amendments to claim(s) 1-3, 5-8, 11, 14, 19 and 24 have been noted and entered in the record, and applicant's remarks have been carefully considered resulting in the action as set forth herein below.
- 2. Applicant's arguments have been considered but they are not persuasive. With regards to claim 1 arguments that, "Fu makes no reference to tracking the number of times data is considered during the rendering of a first image; that keeping track of the age of a cache line; and how many times data in the cache line have been requested being distinctly different concepts from tracking data during rendering of a first image", applicant's attention is drawn to part of the comment above "...data is considered during the rendering of a first image..." and the context of Fu reference which is an invention about graphics processing system having two-level cache; which performs graphics processing as described in col. 2, lines 15-67. Fu et al. thus is relevant as far as rendering of a first image is concerned as it performs graphics processing. It does so making use of two-level graphics cache and therefore fully participates in rendering images during graphics processing.
- 3. With regards to claim 6 arguments that, "Keshava does not disclose evicted data may or may not be cached in the shared cache responsive to an indication for evicted data to be cacheable", applicant's attention is drawn to Keshava col. 5, lines 30 where allocation mode are described. This fact is taken into consideration as the driver checks L2 cache mode (col. 6, lines 50-67), and if in shared mode, the portion of the cache are flushed; are not lost and are stored to either the cache memory...col. 7, lines 1-10.

Application/Control Number: 10/822,506 Page 3

**Art Unit: 2671** 

## Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 1-9, 11-17 & 19-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,801,208 B2 to Keshava et al. in view of U.S. Patent No. 6,819,321 B1 to Hsieh et al. and further in view of U.S. Patent No. 6,825,848 B1 to Fu et al.
  - Regarding claim 1, Keshava et al. **discloses** processor (processor core 10, Fig. 1); a. a graphics unit (graphics engine 12, Fig. 1); a memory (main memory 16) coupled to the processor (processor core 10, Fig. 1) and the graphics unit (graphics engine 12, Fig. 1); and a shared cache (L2 cache memory 24) (...a cache memory may be shared between a processor core and a graphics engine...col. 1, lines 64-67; col. 2, lines 1-37...processor core 10 and graphics engine 12...coupled to L2 cache memory 24...). However, Keshava et al. does not disclose partitioning of images into a plurality of subset areas; tracking the number of times data is considered from the subset areas or the determination of cacheable data from the subset area. Hsieh et al. discloses a method and apparatus for graphics data in a tiled graphics architecture thus partitioning graphics data to be rendered (...in order to make...efficient use of the graphics cache memory, 3D primitives are sorted into bits...technique is...tiling...col. 1, lines 30-35;...the graphics controller...reads the...data out of the bin storage...primitive...is divided to create...in bins...the bin can be rendered...col. 1, lines 55-67; col. 2, lines 1-15; col. 3, lines 1-67; col. 4, lines 1-67). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava et al. graphics controller with the

Art Unit: 2671

Page 4

"tiling technique for partitioning of image data" as taught by Hsieh et al. **because** it reduces cache misses and improves graphics memory bandwidth utilization, thereby improving overall computer system performance (col. 3, lines 14-18). However, Keshava-Hsieh combination **fails to disclose** tracking the number of times subset areas is considered during rendering of a first image; and determining whether the subset area is cacheable. Fu et al. **discloses** multilevel graphics processing cache wherein reference counters and age status stacks are utilized which keep track of cache hits and make decisions for keeping a cache line in terms of least recently used cache lines (col. 2, lines 30-67; col. 3, lines 1-19). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava-Hsieh combination with the features "reference counters and age status stacks" as taught by Fu et al. **because** it provides for coherent graphics cache resulting in reduced memory access time.

b. Regarding claims 2-4, Fu et al. **discloses** use of reference counters and age status stack for keeping cache entries tuned for least recently used cache lines and availability of the graphics data in the first and second caches. Fu et al. thus tracks how often a cache line is used (via reference counters) and manages least recently used cache line (via age status stacks), and keeps/discards cache lines accordingly (col. 2, lines 15-67). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava-Hsieh combination with the features "reference counters and age status stacks for cache lines in determining which cache lines to keep/discard" as taught by Fu et al. **because** it results in coherent graphics cache resulting in reduced memory access time.

Art Unit: 2671

c. Regarding claim 5, Fu et al. **discloses** resetting the count values and incrementing an entry count (...the first and second reference counters are reset or incremented based on...graphics data in the...caches...col. 2, lines 53-63).

Page 5

- d. Regarding claim 6, Keshava et al. is dynamically allocating L2 cache between graphics engine and re-allocating it the processor core during graphics processing. Keshava et al. thus is monitoring L2 cache sharing between graphics engine and the processor core. Keshava et al. further **discloses** evicted data from L2 cache being used by the graphics are not lost and are stored to either the cache memory, the main memory, and/or disk (col. 7, lines 1-10). Although, Keshava is not explicitly disclosing cache entries evicted from the graphical cache to the shared cache, L2 cache, but it does indicate evicted entries if they are determined to be cacheable to be stored in a cache memory (col. 6, lines 50-67; col. 7, lines 1-10). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to keep evicted entries from the graphical cache 18 in the shared cache L2 **because** it will result in shorter memory access time making processing time faster.
- e. Regarding claim 7, Keshava-Hsieh **does not disclose** explicit cacheable data determination. Fu et al. uses reference counters and age status stacks for making cacheable data determination (col. 2, lines 15-67). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava-Hsieh combination with the feature "reference counters and age status stacks for cache lines in determining which cache lines to keep/discard" as taught by Fu et al. **because** it results in coherent graphics cache resulting in reduced memory access time.
- f. Regarding claim 8, Fu et al. **discloses** use of cache flags (col. 2, lines 15-65).
- g. Regarding claim 9, Keshava-Hsieh combination **is silent about** threshold being programmable. Fu et al. uses reference counters and age status stacks for making

Art Unit: 2671

Page 6

cacheable data determination (col. 2, lines 15-67). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava-Hsieh combination with the feature "reference counters and age status stacks for cache lines in determining which cache lines to keep/discard and using the values of counters/age status stacks for establishing a threshold" as taught by Fu et al. **because** it results in coherent graphics cache resulting in reduced memory access time.

- h. Regarding claim 11, it is similar in scope to claim 1 above and is rejected under the same rationale.
- i. Regarding claim 12, it is similar in scope to claim 2 above and is rejected under the same rationale.
- j. Regarding claim 13, it is similar in scope to claim 3 above and is rejected under the same rationale.
- k. Regarding claim 14, it is similar in scope to claim 6 above and is rejected under the same rationale.
- l. Regarding claim 15, it is similar in scope to claim 5 above and is rejected under the same rationale.
- m. Regarding claim 16, it is similar in scope to claim 7 above and is rejected under the same rationale.
- n. Regarding claim 17, it is similar in scope to claim 9 above and is rejected under the same rationale.
- o. Regarding claim 19, it is similar in scope to claim 1 above and is rejected under the same rationale.
- p. Regarding claim 20, it is similar in scope to claim 2 above and is rejected under the same rationale.

Application/Control Number: 10/822,506 Page 7

Art Unit: 2671

q. Regarding claim 21, it is similar in scope to claim 3 above and is rejected under the same rationale.

- r. Regarding claim 22, it is similar in scope to claim 4 above and is rejected under the same rationale.
- s. Regarding claim 23, it is similar in scope to claim 5 above and is rejected under the same rationale.
- t. Regarding claim 24, it is similar in scope to claim 6 above and is rejected under the same rationale.
- u. Regarding claim 25, it is similar in scope to claim 9 above and is rejected under the same rationale.
- 6. Claim 10, 18 & 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,801,208 B2 to Keshava et al. in view of U.S. Patent No. 6,819,321 B1 to Hsieh et al. and further in view of U.S. Patent No. 6,825,848 B1 to Fu et al., and further in view of U.S. Patent No. 6,681,297 B2 to Chauvel et al.
  - a. Regarding claim 10, Keshava-Hsieh-Fu combination is silent about value of the threshold being responsive in part to the processor data miss rate in the shared cache. Chauvel et al. discloses a cache configuration based on average miss rate to reduce the miss rate from a cache (col. 2, lines 1-35; col. 17, lines 5-36; Fig. 9). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Keshava-Hsieh-Fu combination with the feature "miss rate monitoring and reconfiguring the system if the miss rate exceeds a threshold" as taught by Chauvel et al. because it results in a efficient cache design for the system resulting in reduced memory access times.
  - b. Regarding claim 18, it is similar in scope to claim 10 above and is rejected under the same rationale.

c. Regarding claim 26, it is similar in scope to claim 10 above and is rejected under the same rationale.

### Conclusion

7. Applicant's arguments presented are not persuasive. Accordingly, **THIS ACTION IS**MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Dalip K. Singh** whose telephone number is **(571) 272-7792**. The examiner can normally be reached on Mon-Friday (10:30AM-6: 30PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Ulka Chauhan**, can be reached at **(571) 272-7782**.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2671

system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private

PAIR system, please contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Dalip K. Singh

Examiner, Art Unit 2676

dks

April 8, 2003

Page 9